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Abstract—The growing need for continuous processing capa-
bilities has led to the development of multicore systems with a
complex cache hierarchy. Such multicore systems are generally
designed for improving the performance in average case, while
hard real-time systems must consider worst-case scenarios. An
open challenge is therefore to efficiently schedule hard real-time
tasks on a multicore architecture. In this work,we propose a
mathematical formulation for computing a static scheduling that
minimize L1 data cache misses between hard real-time tasks on
a multicore architecture using communication affinities.
I. INTRODUCTION
Multicore processors have become the norm in many execu-
tion platforms in various fields. Such architectures come with a
cache memory hierarchy made of several levels, shared or not
between cores. Figure 1 represents the typical cache hierarchy
that can be found in a multicore architecture with two levels
of cache, noted L1x and L2 where x is the number of the core
(in the figure x ranges from 1 to 4). In such architectures, the
L2 cache is larger but provides slower access time than the L1
cache. Generally, the L2 cache is unified and shared among
all cores, while at the L1 level data and instruction caches are
separated and private to each core. However, in this work we
focus only on the data caches.
Fig. 1. Classical cache memory hierarchy of a multicore architecture.
Using such multicore architectures for developing hard real-
time systems is an important research area. Multicore are
generally tuned for optimizing performance for the average
case, while hard real-time systems must consider worst-case
scenarios due to certification constraints. A major problem
lies in the management of cache for mastering the impact of
conflicts on the Worst-Case Execution Time (WCET) of each
task. Designing cache-aware scheduling policies is becoming
a popular research area. In this work, we show how a static
scheduling that minimizes L1 data cache misses between hard
real-time tasks on a multicore architecture can be computed.
II. RELATED WORK
[2] focuses on the memory-to-L2 traffic in the cache hi-
erarchy of soft real-time systems. They propose a two steps
method to discourage the co-scheduling of the tasks generat-
ing such traffic. First, the tasks that may induce significant
memory-to-L2 traffic are gathered into groups. Then at run-
time, they use a scheduling policy that reduces concurrency
within groups. [1] also proposes several global multi-core
scheduling strategies for soft real-time systems to minimize the
L2 cache trashing. Co-scheduling of the tasks of a same group
is used to optimize the efficient use of the L2 shared cache.
Task promotion is another example of a studied scheduling
policy.
When considering hard real-time systems, to the best of our
knowledge we are only aware of [4]. Cache-partitioning tech-
niques are used to avoid interferences, at the L2 cache level,
between the tasks that are running simultaneously. In addition
to regular temporal constraints used within a schedulability
test, cache constraints due to cache-partitionning are added
and steer the computation of the scheduling. They propose a
linear programming formulation to solve this problem and an
approximation of this formulation for larger task sets.
The closest work to ours is [5]. While proposed cache-
aware scheduling strategies are evaluated using a soft-real time
kernel, the results can also be used for hard real-time systems.
They propose a bin packing approach to evenly distribute
the Working Set Size (WSS) of the tasks on all cores in
order to reduce conflicts. The resolution algorithm is based on
the next fit decreasing heuristic applied on the tasks ordered
by their decreasing WSS. Besides, they rely on a notion of
distance between caches of non-uniform memory architectures
to further optimize the solution. This is only used for the tasks
that share some common memory area and are gathered into
groups. However, it is unclear how the common memory area
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defines a group as well as how groups are reduced when the
heuristic fails to allocate a group.
To summarize, most of the existing cache-aware scheduling
proposal have focused on the efficient use of the L2 cache.
III. TASK MODEL AND NOTATIONS
Let Γ = {τ1, τ2, ..., τn} be a set of n independent, syn-
chronous, preemptible and periodic tasks. Γ is handled using
the implicit deadline periodic task model. Each task τi ∈ Γ
has the following temporal parameters τi = (Pi, Ci). Pi is the
period of the task and Ci is the WCET. A job i represents
an instance of a task with Ci its WCET. Let H be the hyper-
period of task set. It equals to the least common multiple of
all periods of tasks in Γ.
As in [6], the hyper-period H is divided in intervals, an
interval being delimited by two task releases. A job can be
present on several intervals, and we note wj,k the weight of
job j on interval k. We denote by I the set of intervals and
|Ik| the duration of the kth interval, |Ik| = tk+1 − tk. The
weight of each job is the amount of processor necessary to
execute job i on interval |Ik| only (it is not an execution time
but a fraction of it). JΓ is the job set of all jobs of Γ scheduled
during the hyper-period H .
Then, temporal schedulability constraints are expressed us-
ing a linear program described in [7] to compute the optimal
job weights on each interval for all tasks Ti ∈ Γ. First, the sum
of all job weights on an interval does not exceed the processor
maximum capacity: ∑
i∈Jk
wi,k ≤M,∀k (1)
Then each job weight does not exceed each processor maxi-
mum capacity:
0 ≤ wi,k ≤ 1,∀k, ∀i. (2)
Finally, jobs must be completely executed:∑
k∈Ei
wi,k × |Ik| = Ci,∀i. (3)
IV. PROBLEM FORMULATION
The problem we address in this work is to reduce L1
data cache misses when scheduling hard real-time tasks on
a multicore architecture. To this end, we maximize the co-
scheduling on a same core of tasks that exchange data while
still ensuring temporal schedulability constraints. We assume
a static knowledge of data exchange between the tasks of an
application. Therefore, we extend the classical periodic task
model with the WSS parameter for each task and model this
problem using a variant of the knapsack problem. We also
assume that the system is schedulable and hence we only seek
to optimize the allocation of the tasks on the L1 caches. In
addition, we suppose that the size of a L1 cache enables to
host several tasks simultaneously, a valid hypothesis in the case
studies we consider. We leave as future work the management
of cache conflicts, using techniques such as in [9].
The multicore platform is made of m cores and we note CL1
the capacity of each data cache L1 (we assume the L1 caches
to have an equal size). Finally, from the data of the application
we can calculate WSSi which is the WSS of job Ji. This is
computed by adding the size of each data section from the
binary of an application. We note aii′ the affinity between the
job i and the job i
′
. The affinity between two tasks is defined
as the number of communication flows between them. Higher
is the number of communication flow, higher is the affinity
between two tasks. Communication flows between tasks are
extracted using the software architecture of the considered hard
real-time application.
Then, integrating into the previously described schedu-
lability constraints require to introduce a decision variable
representing the allocation of the tasks on cores for each
intervals. Let xijk be this decision variable that is equal to
1 if the job i is assigned to cache j during time interval
Ik, k ∈ {1, ..., T} and 0 otherwise. The sum of the WSS of
the jobs allocated to a cache should not exceed its capacity:
n∑
i=1
WWSi × xijk ≤ CL1 ,∀j,∀k. (4)
In addition, each job must be assigned to a single cache:
m∑
j=1
xijk ≤ 1,∀i,∀k (5)
Besides, to link the temporal schedulability constraints with
the aforementioned cache constraints, the following relation-
ship can be define: if
∑n
i=1 xijk = 0 then wi,k = 0 and
if
∑n
i=1 xijk = 1 then wi,k > 0. Finally, since our aim is
to maximise affinity L1, we obtain the following objective
function:
Max(Z) =
n∑
i=1
m∑
j=1
T∑
k=1
aii′ × xijk × xi′ jk,∀i, ∀j,∀k. (6)
V. CONCLUSION AND FUTURE WORK
In this work, we show how we can extend classical (tempo-
ral) schedulability constraints to minimize L1 data cache miss
between communicating hard real-time tasks on a multicore
architecture. In future work, we plan to generalise the formu-
lation to address other level of a cache memory hierarchy. As
our formulation of the problem uses a quadratic knapsack,
known to be NP-hard [8], another next step is therefore
the linearization of the objective function. Then, we plan to
implement it using the CPLEX solver to generate the static
scheduling of hard real-time tasks. Finally, we plan to test our
method on several hard real-time industrial applications.
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